Modelling and extraction procedure for gate insulator and fringing gate capacitance components of an MIS structure

This content has been downloaded from IOPscience. Please scroll down to see the full text.
2016 Semicond. Sci. Technol. 31 075011
(http://iopscience.iop.org/0268-1242/31/7/075011)

View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 148.247.1.19
This content was downloaded on 25/08/2016 at 01:23

Please note that terms and conditions apply.

You may also be interested in:

Study of the extrinsic parasitics in nano-scale transistors
Shiying Xiong, Tsu-Jae King and Jeffrey Bokor

On the possibility of studying solid-gas interfaces by capacitance measurements
L Szaro

Interface states in polymer thin-film transistors based on poly(3-hexylthiophene)
Yurong Liu, P T Lai, Ruohe Yao et al.

Experimental investigation of interfacial and electrical properties of post-deposition annealed Bi2Mg2/3Nb4/3O7 (BMN) dielectric films on silicon
B S Sahu, Jun-Ku Ahn, Cheng-Ji Xian et al.

Modelling challenges in sub-100 nm gate stack MOSFETs
Tina Mangla, Amit Sehgal, Mridula Gupta et al.

Electrical properties of deposited ZrO2 films on ZnO/n-Si substrates
S Chatterjee, S K Nandi, S Maikap et al.
Modelling and extraction procedure for gate insulator and fringing gate capacitance components of an MIS structure

J C Tinoco\textsuperscript{1,3}, A G Martinez-Lopez\textsuperscript{1}, G Lezama\textsuperscript{1}, C Mendoza-Barrera\textsuperscript{1}, A Cerdeira\textsuperscript{2} and M Estrada\textsuperscript{2}

\textsuperscript{1} Micro and Nanotechnology Research Centre, Universidad Veracruzana. Calzada Ruiz Cortines No. 455, Col. Costa Verde, C.P. 94294, Boca del Río Veracruz, México.
\textsuperscript{2} Solid-State Electronics Section, Electrical Engineering Department, CINVESTAV-IPN. Av. IPN No. 2508, 07360 San Pedro Zacatenco, México D.F.

Received 4 February 2016, revised 4 May 2016
Accepted for publication 16 May 2016
Published 20 June 2016

Abstract
CMOS technology has been guided by the continuous reduction of MOS transistors used to fabricate integrated circuits. Additionally, the use of high-$k$ dielectrics as well as a metal gate electrode have promoted the development of nanometric MOS transistors. Under this scenario, the proper modelling of the gate capacitance, with the aim of adequately evaluating the dielectric film thickness, becomes challenging for nanometric metal-insulator-semiconductor (MIS) structures due to the presence of extrinsic fringing capacitance components which affect the total gate capacitance. In this contribution, a complete intrinsic–extrinsic model for gate capacitance under accumulation of an MIS structure, together with an extraction procedure in order to independently determine the different capacitance components, is presented. ATLAS finite element simulation has been used to validate the proposed methodology.

Keywords: extrinsic gate capacitance, capacitance extraction, fringing capacitance, EOT

1. Introduction
The microelectronics industry is based on the use of the well-known MOS structure. In the last few decades, the main concerns related to silicon oxide thinning have been solved by the use of alternative dielectrics with a high dielectric constant (high-$k$), as well as the use of metal gate electrodes, allowing the continuous evolution of the industry [1–5].

An important task related to the dielectric evaluation is the extraction of the equivalent electric thickness. Usually, the physical and SiO$_2$ equivalent thickness can be obtained from the area normalized accumulation capacitance ($C_{\text{acc}}$), which can be expressed as [6, 7]:

$$C_{\text{acc}} = C_i = \frac{k_{\text{ins}} \epsilon_0}{t_{\text{ph}}} = \frac{k_{\text{ox}} \epsilon_0}{EOT}$$

where: $C_i$ is the area normalized insulator gate capacitance, $k_{\text{ins}}$ is the insulator dielectric constant, $t_{\text{ph}}$ is the physical insulator thickness, $k_{\text{ox}}$ is the SiO$_2$ dielectric constant, $EOT$ is the equivalent oxide thickness and $\epsilon_0$ is the electrical permittivity of the vacuum.

Some authors have addressed the issues regarding the quantum-mechanical effects and gate leakage current on $C_i$ [8, 9]. Usually, relatively large area devices are used for dielectric evaluation. However, the use of large area devices becomes challenging for nanometric technologies due to the important increase on the gate current promoted by the ultra-thin dielectric layers and large area devices, the increment on the extrinsic failure probability [10], as well as non-uniformity concerns [11, 12], which hinder proper characterization.

However, as gate length is aggressively reduced, the fringing parasitic gate capacitance starts to affect the capacitance behavior [13]. Those components appear in parallel with the gate electrode, and therefore the total width normalized accumulation gate capacitance becomes:

$$C_{\text{acc}} L_g = C_i L_g + C_e$$

where $L_g$ is the metal length and $C_e$ is the total width normalized extrinsic gate capacitance.
Figure 1. Schematic representation of the cross section of the MIS structure. The intrinsic and extrinsic capacitance components are shown.

Table 1. Basic capacitive structures considered in the model [18].

<table>
<thead>
<tr>
<th>Structure</th>
<th>Cross section</th>
<th>Equation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parallel-plate</td>
<td><img src="image" alt="Parallel-Plate" /></td>
<td>$C = \frac{k_{sp}}{\varepsilon_0} L$</td>
</tr>
<tr>
<td>Flat-plate non parallel</td>
<td><img src="image" alt="Flat-Plate Non Parallel" /></td>
<td>$C = \frac{k_{sp}}{\varepsilon_0} \ln \left(1 + \frac{L}{d}\right)$</td>
</tr>
<tr>
<td>Perpendicular-plate</td>
<td><img src="image" alt="Perpendicular-Plate" /></td>
<td>$C = \frac{2k_{sp}}{\varepsilon_0} \ln \left(1 + \frac{L}{d}\right)$</td>
</tr>
<tr>
<td>Fringing Coupling</td>
<td><img src="image" alt="Fringing Coupling" /></td>
<td>$C = \frac{k_{sp}}{2\varepsilon_0} \ln \left(\frac{W}{d}\right)$</td>
</tr>
</tbody>
</table>

$^a$ $L$ represents the metal length, $d$ represents the distance between metal plates, $W$ represents the metal width and $k$ is the dielectric constant.

The presence of those parasitic components can produce a significant error on the extracted parameters for short MOS capacitors. Therefore, an extraction methodology able to determine, independently, the area normalized gate capacitance, as well as the fringing extrinsic capacitances for standard MOS structures, has been very recently presented [14]. In this contribution, the methodology is extended for a metal-insulator-semiconductor (MIS) structure considering a high-$k$ dielectric material with the aim of properly determining the $EOT$ as well as the fringing extrinsic components.

2. Gate capacitance model and extraction procedure

Figure 1 shows the cross section of the MOS structure considered in this analysis. A high-$k$ dielectric material under the metal gate electrode is considered. The surrounding area, defined as a spacer, is covered by SiO$_2$ with the aim of including the extrinsic components. Four components can be identified [14]. As was explained previously, those components can be represented by simple capacitive structures, as table 1 shows [15–18].

The general model as well as the extraction procedure was presented in [14].

2.1. Intrinsic capacitance

The intrinsic capacitance of an MIS structure corresponds to the gate insulator capacitance ($C_{ins}$) in a parallel plate structure which is bias dependent. Under accumulation condition, the width normalized intrinsic capacitance is defined as:

$$C_{ins} = \frac{k_{ins} \varepsilon_0}{t_{ph}} L_g = \frac{k_{ox} \varepsilon_0}{EOT} L_g$$

(3)

2.2. Parasitic fringing capacitance components

As can be observed in figure 1, three main parasitic components have been considered:

$C_1$: Represents the electric coupling between the top surface of the gate electrode and the silicon surface. This component corresponds to a flat-plate non-parallel structure, where the plate’s length is restricted by $L_g/2$ and the distance between the plates is the addition of the metal and dielectric thicknesses ($t_m + t_{ph}$). Considering table 1, the width normalized capacitance of this component can be expressed as:

$$C_1 = \alpha_1 \frac{k_{sp} \varepsilon_0}{\pi} \ln \left[1 + \frac{L_g}{2(t_m + t_{ph})}\right]$$

(4)

where $\alpha_1$ is a fitting parameter and $k_{sp}$ is the dielectric constant of the spacer region.

Considering that $L_g \ll 2(t_m + t_{ph})$, which is a reasonable assumption for nanometric MIS structures and using the first term of the Taylor series expansion for the logarithmic term of equation (4), $C_1$ can be expressed as:

$$C_1 \approx \alpha_1 \frac{k_{sp} \varepsilon_0}{\pi} \frac{L_g}{2(t_m + t_{ph})}$$

(5)

$C_2$: Represents the electric coupling between the sidewall of the gate electrode and the silicon surface. It corresponds to a perpendicular plate structure where the plate’s length is restricted by the metal thickness and the distance between the plates is related with the dielectric thickness. From table 1, the width normalized $C_2$ capacitance can be determined using the fitting parameter $\alpha_2$ as:

$$C_2 = \alpha_2 \frac{2k_{sp} \varepsilon_0}{\pi} \ln \left(1 + \frac{t_m}{t_{ph}}\right)$$

(6)

$C_3$: Represents the electric coupling between the bottom corner of the metal electrode and the silicon surface as the fringing component indicated in table 1. In this case, the distance between the plates becomes $\sqrt{2} \ t_{ph}$. Thus, the width
normalized $C_3$ capacitance can be determined by:

$$ C_3 = \alpha_3 \frac{k_{sp} \epsilon_0}{2 \pi} \int \left( \frac{\pi W_g}{\sqrt{2}} t_{ph} \right) $$

(7)

where $W_g$ is the metal width. For width normalized capacitance, a value of 1 $\mu$m is considered. Therefore, in order to maintain dimensional balance $W_g = 10^{-4}$ cm is used. $\alpha_3$ is a fitting parameter.

2.3. Total gate capacitance

The fringing components are present at both sides of the MOS structure and appear in parallel with the dielectric capacitance. Hence, the total width normalized gate capacitance ($C_g$), under accumulation, can be expressed as:

$$ C_g = C_{ins} + 2 (C_1 + C_2 + C_3) $$

(8)

where the total extrinsic capacitance corresponds to the second term: $C_2 = 2 (C_1 + C_2 + C_3)$.

Substituting equations (3), (5)–(7) in (8) and reordering the terms, $C_g$ can be expressed as:

$$ C_g = \left[ \frac{k_{sp} \epsilon_0}{EOT} \alpha_1 \frac{k_{sp} \epsilon_0}{\pi} \frac{1}{t_m + t_{ph}} \right] L_g $$

$$ + \alpha_2 \frac{4 k_{sp} \epsilon_0}{\pi} \ln \left( 1 + \frac{t_m}{t_{ph}} \right) $$

$$ + \alpha_3 \frac{k_{sp} \epsilon_0}{\pi} \ln \left( \frac{\pi W_g}{\sqrt{2}} t_{ph} \right) $$

(9)

Equation (9) represents the general model for a nanometric MIS structure, which includes the extrinsic components.

2.4. Capacitance components extraction procedure

As can be observed, equation (9) follows a linear dependence with respect to the gate electrode length. The slope ($m$) and the y-axis intercept ($B$) are defined as:

$$ m = \frac{k_{sp} \epsilon_0}{EOT} \frac{1}{\pi} \frac{k_{sp} \epsilon_0}{t_m + t_{ph}} $$

(10)

$$ B = \frac{4 k_{sp} \epsilon_0}{\pi} \ln \left( 1 + \frac{t_m}{t_{ph}} \right) + \alpha_3 \frac{k_{sp} \epsilon_0}{\pi} \ln \left( \frac{\pi W_g}{\sqrt{2} t_{ph}} \right) $$

(11)

In equation (10), $m$ shows a linear function with respect to the term $1/(t_m + t_{ph})$. Considering that $t_m \gg t_{ph}$, the slope ($m_2$) and the intercept ($B_2$) of this linear function, correspond to:

$$ m_2 = \alpha_1 \frac{k_{sp} \epsilon_0}{\pi} $$

(12)

$$ B_2 = \frac{k_{sp} \epsilon_0}{EOT} $$

(13)

Thus, the $\alpha_1$ fitting parameter as well as intrinsic area normalized gate dielectric capacitance are obtained from (12) and (13), by obtaining the corresponding slope and the y-axis intercept of (10).

It is worth noticing that $B_2$ allows us to determine the area normalized gate capacitance without the parasitic components. Hence, $EOT$ or $k_{ins}$ can be obtained from this value.

Additionally, the derivative of $B$ with respect to $t_m$ is expressed as:

$$ \frac{d}{dt_m} B = \frac{4 k_{sp} \epsilon_0}{\pi} \left( \frac{1}{t_m + t_{ph}} \right) $$

(14)

Equation (14) also exhibits a linear dependence with respect to $1/(t_m + t_{ph})$, where the slope ($m_3$) corresponds to:

$$ m_3 = \frac{4 k_{sp} \epsilon_0}{\pi} $$

(15)

Therefore, $\alpha_2$ is determined from equation (15). Finally, $\alpha_3$ can be obtained by subtracting the $C_2$ component from equation (11) for a desired gate electrode thickness value.

Hence, the proposed extraction procedure allows us to determine, independently, the intrinsic normalized dielectric capacitance as well as the parasitic components.

3. Simulations

Two sets of 2D ATLAS simulations were performed in order to verify the ability of the method to properly determine the capacitance components. Both groups of simulations considered high-k dielectric material as the insulator; the metal length was varied from 10–60 nm and the metal thickness was varied from 50–100 nm. The first group considered a fixed physical dielectric thickness of 5 nm and different values of $k$ from 13–23. The second group considered a fixed $EOT$ of 0.7 nm and $k$ from 13–23.

The MIS structure was enclosed by silicon oxide as a spacer. Due to the symmetry, half of the MIS structure was used in the simulations with the aim of allowing us to define a mesh closed enough to properly simulate the extrinsic components. Figure 2 shows the MIS structure used in the ATLAS simulations and the main technological parameters.

4. Results

The new extraction procedure has been applied to both sets of simulations with the aim of determining the intrinsic and extrinsic gate capacitance, as well as the corresponding EOT. Tables 2 and 3 summarize the extracted parameters using the proposed method for SiO2 as a spacer.

Figure 3 shows the comparison of the simulated and the modeled $C_g$ versus $L_g$ for the first group of the simulation. The metal thickness is fixed to 50 nm. The modeled results were obtained using (9) and the values for $\alpha_1$, $\alpha_2$ and $\alpha_3$ are...
shown in Table 2. As can be observed, the model and extraction procedure presented allows us to accurately reproduce the capacitance values obtained by simulation.

Figure 4 shows the comparison of the total gate capacitance and the insulator capacitance versus metal length for high-\(k\) dielectric with \(k = 13\) and \(23\), SiO\(_2\) and Si\(_3\)N\(_4\) as spacer material are shown. \(t_m\) and \(t_{ph}\) with values of 50 and 5 nm, respectively, are used.

As can be seen, the traditional extraction procedure induces an important error on the \(EOT\) determination. Such an error increases as the metal length is reduced and an overall difference between 25%–40% is observed. The difference between the real and the extracted values is related to the parasitic capacitance, as was explained before. On the other hand, because the new method discriminates the extrinsic capacitance components, it allows us to recover the accuracy on the \(EOT\) extraction.

Figures 3 and 4 show the comparison of the simulated and modeled gate capacitance versus metal length for several \(k\) values. Figure 3 shows a metal thickness of 50 nm and SiO\(_2\) as spacer material are used. Figure 4 shows the comparison of the \(EOT\) used in the simulations \(EOT_{sim}\) versus metal length for several \(k\) values. A metal thickness of 50 nm and SiO\(_2\) as spacer material are used.

Each simulation group versus the dielectric constant of the MIS structure. For comparison, the value used in the simulations determined as \(EOT_{sim} = \frac{k_{ox}}{k_{ins}}t_{ph}\), is presented.

Figures 5(a) and (b) show the comparison of the extracted \(EOT\) using the new procedure and the traditional one \((EOT_{trad})\) determined as \(EOT_{trad} = \frac{k_{ox}C_0L_g}{C_{sim}}\) where \(C_{sim}\) corresponds to the width normalized accumulation capacitance obtained from 2D simulations. This is done for each simulation group versus the dielectric constant of the MIS structure. For comparison, the value used in the simulations determined as \(EOT_{sim} = \frac{k_{ox}}{k_{ins}}t_{ph}\), is presented.
for the first group of simulations, while figure 6(b) shows the error on the extracted value. Additionally, figures 7(a) and (b) show, respectively, the comparison of $EOT_{\text{rad}}$ versus $L_g$ and the error for the second group of simulations. As can be observed, for extremely short devices, the error produced by the traditional extraction procedure is very high. It is worth noticing that the error is reduced as the dielectric constant of the high-$k$ material is increased. Additionally, for devices with $L_g$ larger than $\sim 150$ nm the error becomes smaller than 5%.

Figure 8 shows the comparison of the error versus $L_g$ when two different spacer materials are considered. As shown, the error on the traditional $EOT$ extraction increases as the spacer dielectric constant is increased as a consequence of the increment on $C_e$ components. Hence, for Si$_3$N$_4$ spacers, the error becomes smaller than 5% for $L_g$ greater than $\sim 300$ nm.

Figure 9 shows the comparison of the total width normalized extrinsic capacitance ($C_e$) versus $L_g$ for different metal thickness.

As $t_m$ is increased, $C_e$ grows due to the increment of the $C_2$ component as indicated by (6). It is worth noticing that the $C_1$ component is reduced with the increment on $t_m$ as (5) indicates. However, because its value is very small with respect to $C_2$ [14], it has an insignificant impact on the $C_e$ dependence with $t_m$. Under this scenario, the reduction of the gate electrode thickness can be considered in order to reduce the impact of the parasitic capacitances on the overall MIS structure behavior.
5. Conclusions

A full model able to properly reproduce the full intrinsic and extrinsic gate capacitance for nanometric MOS structures with high-k dielectric material has been presented. This model considers the presence of the intrinsic capacitance component as well as the presence of three different parasitic components. Furthermore, an extraction procedure with the aim of independently determining the four capacitance components has been developed.

The overall results indicate that the presence of the parasitic capacitance produces an error on the EOT determination of about 25%–40% when they are neglected. However, the extraction procedure here proposed allows us to accurately determine the EOT, even for nanometric MOS structures. Furthermore, as the dielectric constant of the gate dielectric increases, the error on the extracted value is reduced due to the increased intrinsic capacitance. Finally, the model and extraction procedure allows us to determine independently the three extrinsic capacitance components.

Acknowledgments

This work was partially supported by PRODEP Tematic Network ‘Desarrollo de Nuevos Dispositivos de Estado Sólido y sus Aplicaciones’ under the project ‘Estudio de Dispositivos Electrónicos y Electromecánicos con Potencial...’
Aplicación en Fisiología y Optoeléctronica’ and by CONACyT Projects 237213 and 236887.

References


